




















Uniﬁed Device Architecture)??? GPU(Graphic Processing Unit)??????????????










??????????????? 1970??? Illyac IV????????????????????
??????????????????1990??? CM-5? CRAY T3D????????????
?? [2]???? IBM? BlueGene [3]???????????? TOP500????????????
???Google???????????????????????????????????????
MapReduce????????????????????? [4]?????????????? LAN?










? (Heterogeneous)????Intel Core 2? Sparc Niagara????????????????????
Cell B.E. (Cell Broadband Engine) [7]?????????????GPU (Graphic Processing Unit)??






































































































POSIX Thread?????????????????????? pthread create??? pthread join?
?????
#include <pthread.h>
int pthread_create(pthread_t * thread, pthread_attr_t * attr,
void * (*start_routine)(void *), void * arg);
?????????arg ?? 1 ????? start routine ??????????????????





int pthread_join(pthread_t th, void **thread_return);
pthread join????????????????????th?????????? pthread exit??























???????? i?????????? id??? id[i]?????????? sub????????
printf??????????
???????????? pthread create?????????












int x[100]; // ????????????
int ps[4]; // ????????????????????
typedef struct _parg_t{
229?????????????????
int id; // ???????????












































int x[100]; // ????????????
int ps[4]; // ????????????????????
int total=0;
typedef struct _parg_t{
int id; // ??????








































2. ???? 1? total????? (total=0)
3. ???? 1? ps[1] (=100)????? (total=100)
4. ???? 1? total????? (total=100)
5. ???? 2? total????? (total=100)
6. ???? 2? ps[2] (=200)????? (total=300)
7. ???? 2? total????? (total=300)
?????????????????????
1. total=0???
2. ???? 1? total????? (total=0)
3. ???? 1? ps[1] (=100)????? (total=100)
4. ???? 2? total????? (total=0)
5. ???? 1? total????? (total=100)
6. ???? 2? ps[2] (=200)????? (total=200)











int x[100]; // ????????????
int ps[4]; // ????????????????????
int total=0;
typedef struct _parg_t{
int id; // ??????































Intel Xeon? 2????????????????? 1??????
? 1: ????
CPU ?????? ??????????? ???
Xeon E5335 (2.0GHz) 2 4 4GB
????????????? 8????????????????? 8????????????





























? Intel Harpertown (Xeon)? Linpack Peak? 102GLOPS????????NVIDIA GeForce GTX 200
GPU????????? 1TFLOPS (=1000 GFLOPS)?????????? GPU????????
??????????????????????????????????????????????
???????????????????????NVIDIA?GeForce8??????????GPU











? API??????????????????? GeForce 8??? NVIDIA? GPU????
GPU????????????global memory?constant memory?texture memory?shared memory?
local memory? 5????????8?? SP (Streaming Processor)???MP (Multi Processor)??
??????????????????????????????? local memory????????
??????????????????? shared memory???????????????????
????????????CPU?GPU? global memory?????????????? local memory




1. CPU?????? GPU? global memory???????
2. GPU?????
3. GPU???????





__global__ void cuda002Kernel( float* g_idata, float* g_odata)
{
const unsigned int tid = threadIdx.x; // ???? ID???
g_odata[tid] = g_idata[tid]; //?????????????
}
int main( int argc, char** argv)
{
CUT_DEVICE_INIT();?//????????
//???????? float?????? 100?? 2?????
float* h_idata = (float*) malloc(sizeof( float) * 100);
float* h_odata = (float*) malloc(sizeof( float) * 100);





cudaMalloc( (void**) &d_idata, sizeof( float) * 100 );
cudaMalloc( (void**) &d_odata, sizeof( float) * 100);
//???????? GPU????????????????
cudaMemcpy( d_idata, h_idata, sizeof( float) * 100 ,
cudaMemcpyHostToDevice);
//??? GPU???????????
dim3 grid( 1, 1, 1); //(1,1,1)??????
dim3 threads(100, 1, 1); //100????
cuda002Kernel<<< grid, threads>>>( d_idata, d_odata);
//GPU?????????????????????





??? CPU???h idata? h odata????malloc??h idata?????????????GPU
????????? d idata? d odata?????????????1???????? 100?????
??????????????????????cuda002Kernel????????????????






? 2: NVIDIA 8600 GT???
no. of MP Shader clk. Core clk.
4 1180MHz 540MHz
????????????? (VQ)????????????????PNN (Pairwise Nearest Neigh-






????????? GPU? NVIDIA 8600 GT???????? 2?????????8600 GT?
???????? GPU? 8600 GT?????????????????????
8600 GT ???MP (Multi Processor) ? 4 ?????MP ?? 8 ?? SP ???????? 32 ?
?????????????? 3 ??? 1 ?????????????????????? 51.8










































256 ths. 4 grids
128 ths. 4 grids
64 ths. 4 grids
16 ths. 4 grids
? 5: 8600 GT???????
? 5?? 1?????????????grid???? CUDA?????????????????
8600 GT?? 4??MP??????grid? 4???????????? (? 5?? grid? 4???
???)???????????????????? (T)??????? CPU??????????






????? distance????????????? global memory????????????????
?????????????????????????global memory?????????????
????????????????????????

















256 ths. 4 grids
128 ths. 4 grids
64 ths. 4 grids
16 ths. 4 grids
? 6: shared memory???????????
??????????????????????????MP?????????????????









[24]??????????????????????????Cell B.E. (Cell Broadband Engine)??
PLAYSTATION 3 (PS3)???? SONY?IBM????????????????????????
239?????????????????
????????????????????????????? [7]?Cell B.E.?? Power6????

















??????256 Mbyte?XDR DRAM??????????????????Cell B.E.??Power6
??? PPE? 8?? SPE????????????????????????????SPE????


















? DMA????????????????????????? 7????? DMA????????
spu_mfcdma64(&x[0], mfc_ea2h(ea),
mfc_ea2l(ea),size, tag, MFC_GET_CMD); // (1)




MFC GET CMD????? LS??????MFC PUT CMD????? LS??????????
?????????(2)??????“tag”??????????????????????????
(3)?????????????????(3)?????DMA??????????????????
??(1), (2), (3)?????????????(1)? (2)????? SPE??????????DMA?
?? SPE??????????????tag???????????????DMA???????
???????????










ret = spe_context_run(arg->spe, &entry, 0,





prog = spe_image_open(spefile); //(a)
spe = spe_context_create(0, NULL); //(b)
241?????????????????
spe_program_load(spe, prog); //(c)










????? (a)? spe image open??? SPE?????????????????????????
??????(b)? spe contect create??? SPE????????????(c)? spe program load?
?? SPE?????????????????????????????????????????
????? (e)? spe context run??????????????????????????????
????????????????????? SPE??????????(d)???? pthread create
?????????????????????????(f)? SPE?????????
???SPE????????????????????
int main(unsigned long long spe, unsigned long long argp)
{
/* ???????????????? */
/* DMA Transfer 1 : GET input parameters */
spu_mfcdma64(&saxpy_params, mfc_ea2h(argp), mfc_ea2l(argp),
sizeof(saxpy_params_t), tag, MFC_GET_CMD); // (a)








/* DMA Transfer 2 : PUT results */
spu_mfcdma64(&ly[0], mfc_ea2h(ea), mfc_ea2l(ea),
sizeof(float)*BSIZE, tag, MFC_PUT_CMD); // (d)
242 ????





(a), (b), (c)???????? LS????????????(a)?MFC GET CMD????????
?????DMA???????(b)??? (c)??????????????????SPE????
??????????? (d), (e), (f)???? LS???? PPE?????????????????
??MFC PUT CMD????????????????
3.2.5 ???
???? BLAS level 1 ? SAXPY?????????Cell B.E.????????????DMA
??????????????????? [26]????????????? 3??????
? 3: ????
platform Play Station 3
CPU Cell B.E. (3.02GHz)
memory 256 Mbyte
HDD 60 Gbyte




level 1, 2, 3????????level 1????? SAXPY?????
yi = α · xi+ yi (0≤ i< n) (1)
??????????????????????????????????????????????
?????????????????????????????????Cell B.E.?? PPE?? SPE












? 830 MFLOPS??????????????? 105????VMX????? 355 MFLOPS??















































































SPE with full overlap
PPE
PPE with VMX
(c) size=106 (d) size=107
? 8: ?? (DMA size = 16000 byte)
?????? 106???SPE1???? 2?????PPE??????????????????













yi = α1 · xi+α1 · yi+α2 · xi+α2 · yi
+ α3 · xi+α3 · yi+α4 · xi+α4 · yi
+ xi · yi (0≤ i< n) (2)
??? SAXPY??????????????????? iterarion???????????? 2?



















SPE with full overlap
PPE
PPE with VMX
? 9: size=107,DMA size = 16000 byte
??? SAXPY????????SPE??????????????????????????
SPE??????SPE? 6?? 9.7 GLOPS?????????? DMA????????????





DMA????????????????SPE1?? 107???? SAXPY????????? 551
MFLOPS???????????????DMA???????????? 782 MFLOPS?????
????????????? 998 MFLOPS??????? 2?????????????????
????? 9???????????????? 2.4 GFLOPS???????????????DMA
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